

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-133000

(43)Date of publication of application : 12.05.2000

(51)Int.Cl.

G11C 29/00
G01R 31/28
H01L 21/82
H01L 27/04
H01L 21/822
H01L 27/10

(21)Application number : 10-307558

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 28.10.1998

(72)Inventor : FUKUDA MAKOTO

MIYANO SHINJI

BANBA HIRONORI



NAMEGAWA TOSHIMASA

(54) MEMORY HYBRID LOGIC LSI

(57)Abstract:

PROBLEM TO BE SOLVED: To shorten a test time and simplify a test by generating a plurality of memory macros and a macro ID for identifying the plurality of memory macros in one chip outside the plurality of memory macros, and electrically connecting one of the plurality of memory macros to an output pad.

SOLUTION: At a selected memory macro, $ME_n=0$ is input to a macro output control circuit 48 and an 8-bit output signal which is a direct selection of $TDO(0-7)$ is output as an output signal $DTDO(0-7)$ of the memory macro. At a non selected memory macro, $ME_n=1$ is input to the macro output control circuit 48, and therefore the output signal $DTDO(0-7)$ of the non selected memory macro is fixed to '1' irrespective of the 8-bit output signal $TDO(0-7)$. The signal of '1' or '0' is fed to a logic part from the selected memory macro, and the output signal of '1' is fed from the non selected memory macro.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]